Defacto will be exhibiting at DATE (Design Automation and Test in Europe) on February 2-4. Our experts will be present to chat and give live presentations.
Our CEO Chouki Aktouf presentation will illustrate how to succeed a first SoC assembly with a minimum engineering resources and maximizing design reuse for large SoC. Through multi-dimensional design extraction capabilities including RTL, UPF & SDC, several use case examples are presented.
The presentation will hold on February Wednesday 2nd at 5:30PM (CET) as part of the Workshop: 8.8 Industrial Design Methods and Tools: Multidimensional Design Reuse and Extended Role of Test for Automotive.
Title of the presentation: Earlier SoC Integration with a Multidimensional Design Reuse
SoC design starts by design assembly connecting IP blocks which is just the beginning of the integration process. The difficult part is reaching the best possible PPA (Power, Performance, Area) combination within tight deadlines, while keeping engineering costs under control. In the conventional EDA (Electronic Design Automation) design flow, each task (power consumption, architecture, testing, etc.) is performed separately by an ultra-specialized team of engineers and significant design time is lost in iteration loops. The number of iterations has a great impact on the cost and time frame of the whole project.
This presentation will illustrate how to start SoC Build process much earlier compared to traditional design flows. Using a joint API handling a variety of design domains and design formats including RTL, constraints, power, physical, test, etc. Such API allows non design experts to take important design.
Also, a new dimension of design extraction is presented with a focus on “Power SoC Integration”. It is shown how the design reuse ratio is augmented by keeping engineering cost reasonably low.